Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by newbie99

  1. N

    Using De2-115 board to run a project developed on a different board?

    I am trying to run different open source projects/games on my DE2-115 Altera board, however, these projects are usually developed on different boards like: Xilinx Spartan 3, DE0, DE1, ...etc. My question is, what are generally the things I need to change in such projects in order to make them...
  2. N

    VHDL, Quartus II - Error: formal port or parameter must have actual or default value

    Thanks FvM, this solved the error. Yes, you're right it's pretty obvious.
  3. N

    VHDL, Quartus II - Error: formal port or parameter must have actual or default value

    I am getting the following two errors: Error (10346): VHDL error at comparator_TestBench.vhd(17): formal port or parameter "beginGame" must have actual or default value Error (10784): HDL error at comparator.vhd(8): see declaration for object "beginGame" and both are related to assigning a...
See more

Part and Inventory Search

Back
Top