Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by netturan

  1. N

    Timing Constraints for I/O

    By "faster clock" I meant the the μC I'm using to send data has a 32MHz clock and I'm planning to run my fpga at a clock below 5MHz.
  2. N

    Timing Constraints for I/O

    I've recently started to explore the world of FPGA and it has really been a productive journey so far. I've been writing HDL designs and going through different resources so far. Now that I've got my first FPGA I've decided to test my design finally. I've been reading about how I need to look...
  3. N

    JTAGF simulation for Lattice MachXO2

    I'm using the JTAGF primitive available on the MachXO2 for communicating with the logic. I couldn't find any information on simulating the primitive. Any idea on how to do this in a testbench?
  4. N

    JTAG communication between FPGA and PC

    I'm new to FPGAs and I have a Lattice MachXO2 FPGA to which I need to send data from my PC via the JTAG interface. I know it's mostly used for boundary testing and programming but can I use it for real-time communication? If so, how?
See more

Part and Inventory Search

Back
Top