Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by netghost

  1. N

    Star-RC tool, not Star-RCXT

    Could anyone provide star-rc tool?
  2. N

    Can anybody provide TSMC testgen program ?

    TSMC testgen Can anybody provide TSMC testgen program ?
  3. N

    how to generate WGL format for test machine ?

    .wgl format Can anybody tell me how to generate WGL format for test machine ?
  4. N

    Does IC50 Cadence support Verilog-XL?

    IC50 How to setup printer for IC50? Many Thanks!
  5. N

    Cast one machine cycle 8051 (R80515) IP

    Who want the Cast one machine cycle 8051 (R80515) IP ? pm me, we can make a IP exchange.
  6. N

    PIPELINED JPEG encoder in VERILOG (Source Code)

    jpeg decoder verilog Where can I find JPEG Decoder verilog source ?
  7. N

    What is the difference between vera, open-vera, formal-vera?

    About vera ? Can anyone tell me what is the difference between "vera", "open-vera" , "formal-vera", "sugar" and "verisity e-language" ? many thanks!
  8. N

    How can I implement a asyn ram in Xilinx ?

    xilinx clb based projects How can I implement a asyn ram in Xilinx ? Does Xilinx only support syn ram?
  9. N

    MP3 Decoder - website link

    MP3 Decoder CEL-MRKCASMETConverting MP3 Software to Hardware-01000 / File deleted. Download from here: www.celoxica.com/methodology/logic/examples.asp#
  10. N

    Digital Camera with JPEG, MPEG4, MP3 and 802.11

    Digital Camera with JPEG, MPEG4, MP3 and 802.11
  11. N

    cell-based design file to download

    connectcic This document can be dl from http://www.cic.edu.tw/
See more

Part and Inventory Search

Back
Top