Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: verilog assign [3:0]
Hi I need some description about this code
Can u narrate this code Please
I have this assignment of full adder and to submit very shortly hardly in three days
I cannot be able to write the correct code for it
I have found ur code and i think if u give some...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
