Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I can't understand what do you mean by the input offset voltage!! can you explain more? What is the source of this offset?
I still think that after correcting the output node, the description in my first and second replies should be followed.
As I know there is no relation between CTMDMY layar and Density error of DRC!!!
CTMDMY (capacitor top metal dummy layar) is a dummy layer to specify your capacitor area, which is useful in LVS process.
The density DRC error is an error which is occure when the density of a metal is less than a...
Also: 1- choose the resistance value as large as possible, not to affect on the OTA ac operation. 2- Use a large capacitor from the negative input of the OTA to ground, to zero the ac value of this pin.
For testing such an OTA with differential input and single output, you should know the input and output common-mode voltages for which the OTA is designed for. Also you need to design a test-bench circuit and use this OTA in a feedback loop, which sets the output common-mode voltage of the OTA...
How should I measure the cutoff frequencies after fabrication? Shouldn't I use a procedure similar to the transient analysis? If I do the design based on the ac analysis, would I have proper characteristics after fabrication?
I have applied a very small amplitude signal to the input of the amplifier, but the results from ac and transient for the low-cutoff frequency are different yet.
for example, from the ac analysis the low-cutoff frequency is around 10 Hz and the gain of the amplifier in this frequency is 370. But...
I have find the low-cutoff frequency by 0.7 * (maximum gain) approximately.
- For the first point: The DC analysis shows desired results, also I tried to set some important nodes voltages of the amplifier, but no changes in the results.
Is there any option to specify one point of my transient...
Hi
I have simulated an amplifier using spectre. But when I want to calculate the low-cutoff frequency of the amplifier, it seems that the transient and ac analysis shows different responses. What is the problem? Is it about the simulation settings?
Hi
I know how I can extract my layout using calibre. My first question is that what should be the format of extracted netlist (calibreview, ELDO, Spectre, ....) if I want to do my post layout simulation using spectre? Also I want to know how should I do post layout simulation or how can I make...
But what about the coefficient of 1/sqrt(W.L)???? if we assume two same dimension transistors?
Actually I want to know what happens to dVt and dB (beta) parameters. Are these increase or decrease by improving technology??
Is the absolute and relative variation of process increased in advanced technologies or not?
Does the answer is different if the technology assign for minimum energy sub-Vt circuits?
In analog design, it says that the matching of elements improve in advanced technologies. Does it mean that the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
