Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
soc layout
We have a SOC…it has PLL ,transmitter,receiver and some digital blocks. The placement is shown in the attached document.
A PLL (working as a freq synthesizer) gives clock to T1-4 which are blocks of transmitter and R1-4 which are blocks of receivers. At the receiver end we are...
Re: Analog DLL
check out these papers...
If you have an ieee login then more papers are available there....plus search for some thesis...many are available online..
For what application you want to design the DLL?
If the dummies are kept floating a static electrical charge can accumulate on the dummy segments.This charge might influence the behaviour of the adjacent devices.Any possibility of electrostatic modulation can be eliminated by connecting the dummies to the respective power rails or some other...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
