Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nanlogan2

  1. N

    install cadence ic6.1.0

    Hi Is anyone able to install this for me,especially if you live in London or Munich. I am also prepared to pay for your effort. I've tried but have failed and now I'm angry and frustrated. I have a license file. please send me an email at nandakumar321@yahoo.co.uk thanks
  2. N

    Differential circuit Systems Noise Figure

    Sir/Madam, I will be most grateful if someone could help me with regards to this question of mine, which has bothered me for quite sometime. I am designing in cadence a LNA and Mixer and have worked out that for the sensitivity that I require I need an LNA with a Gain of 18dB and NF of 3dB & a...
  3. N

    Info about Austria Microsystems 0.35um CMOS 4 layer process

    HI! I'm using Austriamicrosystems 0.35um CMOS 4 layer process to design a LNA & Mixer. Now Assura extraction gives R and C values but no L values? Q. How do you port this circuit in to ADS and enact the EM solver? The foundry provider does not provide me with metal thickness values and...
  4. N

    Info abt Analog IC design

    except that imho rezavi goes around in circles driving you mad. Allen is not good for low voltage design. Having said that I do have their books but hardly use it.
  5. N

    DRC Assura problem AMS 0.35um

    assura +ams I get WARNING* Check installation hierarchy. Cannot find avlck \w *WARNING* Failed to build VDB. Cannot submit DRC Run. Any ideas? Thanks

Part and Inventory Search

Back
Top