Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by name_n16

  1. name_n16

    how to improve the match of folded cascode amplifier

    Hi Denis, Thanks for your response. It is very helpful. Even before I can measure offset of my folded cascode OTA, I am facing error while measuring the open loop gain of the OTA. I do the following in my MC simulations: 1) Provide input Vcm to the OTA and leave OTA in the open loop. 2) Set...
  2. name_n16

    how to improve the match of folded cascode amplifier

    Hi Dennis, Thanks a lot !!! This is very useful information that you have shared with me. Many thanks for it. Following your instruction i have created a quick schematic of test bench. Though might be useful to other community fellas. Can you please cross verify whether its correct or not...
  3. name_n16

    Measuring distortion of a bootstrapped switch

    Hi Erikl, Actual I found the solution to measure distortion a day later. I came across same question on the forum so thought of sharing it with other community members. Anyways thanks for point that link to this thread. It might help other people. Regards Nandish
  4. name_n16

    how to improve the match of folded cascode amplifier

    Hi Denis, I have done the offset calculation of my folded cascode OTA. In my test bench OTA is configured as unity gain buffer. Then using wavescan I measure the difference between input and output during monte-carlo simulation with Mis-Match & process variation. The resultant file is imported...
  5. name_n16

    channel charge injection of Transmission Gate

    Another solution is to bootstrap your switch. with TG switch or with NMOS/PMOS channel charge depends on the input voltage. With the bootstrapping you can atleast make the it independent of input voltage and then make it appear as common mode signal to the succeeding stage OTA so that it gets...
  6. name_n16

    how to do cmos switch distortion simulation with hspice?

    you need to do DFT and look at the difference between fundamental and the nearest bin. Note that the key in getting proper distortion number is to perform dft properly. you need to set Fin = (n/N) fs where n is a prime number and N is number of points of DFT e.g. 1024 (2^b). This relation is...
  7. name_n16

    about DFT in Calculator - request for resources

    Re: dft analog calculator This really helped !!! I am also struggling with same problem ...
  8. name_n16

    Measuring distortion of a bootstrapped switch

    Hi Friends, Can any one point me a method to measure the distortion of a boot strapped switch? I am using SPECTRE simulator. Is there any prescribed method for measuring the distortion caused by switch? Please kindly oblige with your suggestions. Regards Nandish
  9. name_n16

    Why bias current in folded cascode is higher than in simple?

    Re: Basic Question It's simple. Think of it in this way. Say you have a folded cascode with PMOS input pair. Let the bias current for the input pair be Ibias. Then the current from input pair has to be sinked by NMOS current source at the folding node. Hence the NMOS tail current source has...
  10. name_n16

    how to improve the match of folded cascode amplifier

    I am also facing similar problem. Mis-match is screwing my open loop gain. For e.g. i ran MC for 30 iterations (suggested by UMC MC datasheet) and my open loop gain which was designed for around 7K drops to few 1K. Only one or two iterations hits my open-loop gain. I will highly appreciate any...
  11. name_n16

    Mismatch simulation for offset of an OTA

    If you are simulating a differential OTA only mismatch will cause offset in your circuit. For mis-match you can refer to your model file for the parameter that MC simulation will vary with 3 Sigma deviation and gaussian as distribution. I think most of the foundry in their MC characterisation...
  12. name_n16

    Error while simulating transient analysis

    hi friend, many thanks for taking time out to reply my query ... actually i have resolved my problem .... issue was spectre was not getting lincense from server ... so i added my IP and server IP address in /etc/hosts now it works perfectly fine ... thanks again for your response neil
  13. name_n16

    Error while simulating transient analysis

    Hi friends, I have recently copied Cadence from server in our college to my local machine. Everything works fine like starting ICFB, schematic editor and even ADE but when I run simulation, spectre stops at one particular .so file. Output is as like below: Command line...
  14. name_n16

    How to verify the start-up circuit in a bandgap??

    hi, use .ic statement to initialize the node and no need for startup circuit .... you can simulate start-up circuit separately too.... advantage of using .ic is that it will allow you to do estimation of total noise in the Bandgap ref ckt. else with start-up it may pop error as start-up will...

Part and Inventory Search

Back
Top