Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi , i am trying to simulate microstrip reflectarray with HFSS. I have used two master slave boundary condition and one floquet port excitation. Then in the parametric study i have varied the size of the patch but not able to generate the S curve of phase vs patch size. So please help me in this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
