Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have two questions, now i'am designing a comparator followed by Buffer then SR latch for ADC, and i wanna test the offset of this comparator, so i put a PWL (ramp input) in one of the inputs and a DC volt (VREF) in the other input,
First question: Should i check the output of the comparator...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.