Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear Friends,
So far i didn’t get any clue how to solve this question, can you please help me on this?
A maximally flat low-pass filter is to be designed with a cut off frequency of 5.6GHz and a minimum attenuation of 20dB at 10GHz. How many filter elements are required?
Please tell me where i am wrong......
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity up_counter is
port (
coutQ :out std_logic_vector (1 downto 0); -- Q Output of the counter
coutQN :out std_logic_vector (1 downto 0)...
Can you please help me to write VHDL program for the ones-counting state machine as described by the following state table
C D Q QN
1 0 0 1
1 1 1 0
0 X last Q last QN
Many thanks,
Can you please help me to write VHDL program for the ones-counting state machine as described by the following state table
C D Q QN
1 0 0 1
1 1 1 0
0 X last Q last QN
Many thanks,
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
