Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I've read a little about AreaIO in contrast to peripheral IO in the Encounter documentation. Although they say how to use the different types, and mention differences, I didn't find anything on the differences on design impact. I also can't figure out if it is better to get a pre-built...
Re: Calibre LVS for std cell lib - "nothing in layout&a
For the netlist pin order, I just noticed something.
In CIW --> Tools --> CDF --> Edit, in the simulation information for the digital cells, there is no information whatsoever for the auCdl "simulator" (or any other field for that...
Re: Calibre LVS for std cell lib - "nothing in layout&a
Hi,
Thank you for your questions and remarks, it gave me very good hints to work on the problem. I've made some good progress on the issue, and here is what's changed.
Black box list:
My black box list file was incorrect. I had...
Hi everyone,
I'm trying to get Calibre LVS to work with digital standard cells, but I've hit a wall. Currently, DRC, LVS and PEX work properly with a full analog custom design created in icfb 5.1.41. However, if I do a LVS on a digital design that has only an inverter from the std cell library...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
