Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mystique_unbound

  1. M

    PURPOSE OF PREDICTION

    We are tring to use the redundancy in the data bit pattern like in our speech signal where spectrum is centered in a particular band. Simlarly in image based systems you have compression techniques which involves compression of high frequency components to reduce the effective size of the image .
  2. M

    Operational transconductance amplifier

    operational transconductance amplifier Can anybody explain the construction of OTA and why it is being used in the design of filters
  3. M

    Where to start learning DSP?

    digital signal processing by n.g.palan You can use DSP books written by Richard Lyons . First of you should study the probabilty and random process from books like peebles,papoullis etc
  4. M

    use of DSP in Switching networks

    Can anybody explain the algorithms used in the present switchin networks
  5. M

    How to work with matlab simulator?

    Re: matlab This depend on the which you are wishing to simulate? Say you want communications or DSP based algorithms use these two books 1) complementary communications by Proakis 2)DSP using matlab by proakis and Ingle . These two books are really interesting and highly application oriented...
  6. M

    What's the tri-state? Why to use the tri-state in design?

    Re: What's the tri-state? Why to use the tri-state in design You have two system buses mutilexed to a single bushow you relay on the received bits if both the buses are giving either zeo or one .In order to isolate either one of the buses you need some sort of method to do this .This is...
  7. M

    Differences between PLL and DPLL and DLL

    please explain the differences between PLL and DLL and also DPLL
  8. M

    What's happening in JFET during the pinch-off region?

    In JFET operation during the pinch-off region what is hapenning ? When the width is reduced the current should decrease . But the current is constant at pinch off region . Why is it so ? Need clear explanation fron physics point of view ?
  9. M

    What are the kalman filters ?

    Re: KALMAN FILTERS Suppose we have a random variable x(t) whose value we want to estimate at certain times t0 ,t1, t2, t3, etc. Also, suppose we know that x(tk) satisfies a linear dynamic equation x(tk+1) = Fx(tk) + u(k) (the dynamic equation) In the above equation F is a known number. In...
  10. M

    Circumstances for using an inverter pair

    Re: INVERTER PAIR Rise times and falls times of Cmos inverter is didfferent because of diffenet mobilities of electrons and holes . In some case we need to have same rise and fall times . so use of inverter pair will make even delays tplh+tphl .
  11. M

    Which gate has more delay: NAND or NOR?

    Re: Nand or NOR Delay NOR gate only .This can be viewed from the circuit itself . You have a series connection of two PMOS of greater W/L (4 times that of nmos to have same rise and fall time ) . so this will increase the charging time in case ogf NOR gate compared to NAND gate .
  12. M

    About channel characteristics

    I have studied about white gaussian channel anad i know its characteristics . Is there any kind of coloured channel ? Please also explain what is Markovian channel , Raleigh channel . hoew they are different ?
  13. M

    How HFE varies from transistor to transistor?

    transistor hfe can anybody tell how hfe varies from transistor to transistor on the same substrate . Is it a statistical distribution
  14. M

    Need ideas on final year projects in fpga

    Re: projects in fpga? Use the foloeing website to get a lot of projects and ideas in FPGAs **broken link removed**
  15. M

    Why FPGA designs are done at high process level?

    FPGA design Why FPGA designs are done at high process level compared to asic .

Part and Inventory Search

Back
Top