Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
how leakage in decap
I believe you first need to do a dynamic IR drop analysis to come up with the estimate of the amount of decaps required and the area where they are required. In the process above 130nm actually lot of people just go ahead and add decaps similiar to fillers without actually...
signal storm cadence
I would like to know if there is any migration document to move from the Cadence signalStorm to Cadence ETS. We are currently using the signalStorm as delay calculator in the signoff flow and now this signalstorm is part of ETS.
Has anyone does such transition . The...
io pad lvs
Hi,
I would like to know how to use the PVDD1SDG and PVDD2SDG power pads in the TSMC pad library.It is given that the VDD1 pad is to be used for Core voltage and the VDD2 pad is to be used for IO voltage.But each of these pads have VDD: ,VSS: ,VSSPST: ,VD33 pins.How to connect the...
Hi,
Under the pad library fromTSMC we have 9 feeder cells.Are they same as filler cells.I am asking this question as in magma tool we have toput a propery called model_type on each cell and only pad_filler is available nothing like feeder is available.
Regards
Vicky
spef file and sdf
Hi,
I would like to know when we write out a sdf file after routing is it the case that the delay values reported for each net is based on the R and C's present across those nets.
To reframe the question i would like to know how different will be the delay values reported by...
Hi,
I have a peculiar problem related to generation of GDSII in balst fusion.After completing a block we exported the GDSII for the same.When we import back the same GDSII into the tool we find that there are many nets which are named as orphans.Why is this happening.Have any one come across...
Hi,
If for a hard macro both LEF and GDSii views are available it is normally recommended that we import the LEF view .I have following questions
1) Is there any difference between LEF and GDSII apart from one is text file and other is an binary.
2) If we import the LEF file and continue our...
is design io limited?
Hi,
I would like to know how to identify if a design is IO limited or core limited.Once decided what is the methodology to be followed to hand;e each one of them?
Regards
Vicky
Hi,
Magma has inbuilt sta timing engine.Is it required to generate sdf file even in this flow.What is the difference in timing analysis done using sdf file and using the built in timer ?
Vicky
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.