Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by mvreddy

  1. M

    need your help (technical Analog layout)

    Read the Book(Tha art of Analog Layout by Alan Hastings) for basics and ask if you have any specific doubts .
  2. M

    Can any one give more details about via

    Two metal layers connected with Vias ,and ithe size(dimensions)should be Process dependant.
  3. M

    What will happen if we add more vias in layout?

    Re: via in layout More vias gives reliability along with less parasitic resistance but with the expense of higher parasitic capacitance
  4. M

    Power line layout for AVDD line

    Re: Power line layout Separate the Analog ,semi and Digital power lines and connect all these at nearer to the PAD.
  5. M

    NEED FORMULE A FOR SELECTING THE RESISTOR AND CAPACITOR

    For which circuit design you need the formulae to calculate the Resistor and capacitor values
See more

Part and Inventory Search

Back
Top