Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: what is DFT ?
Hi,
This is just a technique to test your chip is manufactured correctly / not. This involves putting in test structures and verifying the same through patterns.
- Karthik
fsdb dump memory
Hi,
All you need is the following statements
initial
begin
$fsdbvars(<hierarchy till the memory");
$fsdbDumpfile("<filename.fsdb">);
end
Added after 1 minutes:
All you need is the following statements
initial
begin
$fsdbvars(<hierarchy till the memory")...
Re: hdl questions
If this is for a non-synthesizable code, then it's going to have a value of 0. but if this is a synthesizable code then after synthesis it's still 'X'.
fanout load
I believe that there is a difference between fanout and fanout load.
Fanout is the ability of the gate's output to drive no of input of other gates.
Fanout load comes in the form of a context. i.e theoritically you can say that infinite no of wires can go from the o/p of one...
Normally in the companies there would be certain EDA tools for generating the logic that can test these memories. E.g Mentor / LogicVision.
Typically the BIST controllers that are going to be generated will have test algorithms built into them. ( E.g Marching 0s , 1's Checker - Board ...). To...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
