Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am new to RF, I could understand the theory of active inductors,but now I need to simulate this to understand the circuit. I would like to get detailed simulation of active inductor with testbench schematic of single ended CMOS active inductor in cadence. Can anyone help me? I am using Wu...
sampled-data modeling of switching regulators
Can I get this paper "Sampled-data modeling of switching regulators" by A R brown & Middlebrook.
Thank-you
Vijay
Hi,
I wanted to know the current mode buck converter snall signal model, so that I can model it in hspice. Also how does the current loop becomes sample n hold type?
Thank-you,
so I guess it is something like this, when you change the output load current, that is delta change in output voltage is what we term load regulation. Similary if we change the input and delta change in output voltage gives line regulation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
