Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if u hav increased the length of the device its ro will be better but gm is proportional to w/l of device hance u hav to increase w by the same amount. That will cause more parasitic capacitances in ur design and more area.
pole zero cancellation shd not be tried because following 2 reasons
1. variation in resistance value
2. opamp capacitive load
refer razavi's book (freq comp chapter)
If u have resistive load in ur opamp use buffer stage as a last stage.
If u hav to drive capacitive load than make sure ur...
CRC = cyclic redundancy check
CDR = Clock Data recovery
the basic concept behind CDR is to reduce power by removing extra clock information from the transmitted data and recover clock at the reciving end from the data only
In the figure shown in left, Same current generator cud be used for both current sources while in the figure shown in right extra PMOS NMOS conversion is required.Moreover There will be surely some biasing issues with the right one.
Infact I have never seen the topology shown in right figure.
grey and meyer solution manual
I am not able to follow the link..getting following error:
"The topic or post you requested does not exist"
can anybody tell me how to download files from
"http://www.mcu.cz/atm/" :(
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
