Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
check the link, it would lead you to the concept,
why it is called integrator?
and, how, it is working?
https://www.circuit-fantasia.com/circuit_stories/building_circuits/integrator/op-amp_rc_integrator.htm
Re: deviation from ideality of integrator due to parasitic p
thanks to reply.
i haven't connected Resistance in feedback..
therefore, the phase error is only due to non-zero losses in capacitor.
another one thing, my teacher has advised me to more focused on higher frequencies near or greater...
HI,
actualy, i have been assigned to study op-amp integrator by my teacher..
and, i couldnt yet get helpfull stuff regarding non ideality of integraor on net
also, i couldnt get succeed while circuit simulation to feel the effects of unity-gain frequency on integrator ckt., but in real, this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
