Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Diarmuid ,
1. A FET is used as a voltage controlled resistor(VCR) in a linear region (Active region), so yes u r rite the gm is more stable than R, as the FET is an active device whose output is controlled by external biasing.
2. You can equally use nMOS or pMOS. Generally, pMOS is...
in my opinion, first of all you have to think about the specification and then fix them... the specifications include,
1. which type of communication system you want to design, simplex(one way communication like TV signal), half duplex(like walkie-talkie) or full duplex(like telephone)?
for...
but..how R2 and C2 are making a low pass filter as the c2 is in series with R2..just like C1 is in series with R1...!!
yep i am actually implementing the transfer function of this loop filter in designing the software-defined PLL...but there is no help available at internet regarding the working...
hello everyone,
can anyone please help me in understanding the working of the active lead lag compensator circuit in the link below
thank you in advance
https://obrazki.elektroda.pl/9186522900_1405240777.png
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
