Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For anyone interested in this issue, I wrote a rough TCL script that will cover the pin. However, it assumes that VDD and VSS are either on the north or south side. It can be easily modified for your design. All it does is move the pin by 0.5um in the east or west direction. Ensure that the...
Thanks for the reply. It happens for all of my I/O pins on my design. It never wants to complete the overlap and randomly stops.
I need a way to ensure that the net extends to the entire pin. Ignoring Virtuoso, I would like to figure out how I can cover my pin with the same metal. I found a...
I tried reducing the pins to their smallest size (0.1um by 0.1um) and the same thing happened. However this time the wire extends to exactly half the pin (0.05um). Leaving the remaining half without any metal cover.
I draw the pin in Innovus using the pin editor.
The pins are not missing in Virtuoso. You can clearly see it from the image.
Also, see how in Innovus, the inside of the green shapes are different, i.e., one is a pin and the other is a drawing.
Hi,
I am trying to cover my I/O pins with their corresponding metal. In the attached images, I have shown an M3 Input pin called "reset" in both Innovus and Virtuoso. The issue arises when importing the layout in Virtuoso and performing the Calibre LVS. The LVS does not pass because the M3...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
