Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: SUN and IBM PC....which one is the best for layout desig
If you are worried about the stable of your PC ,you can by HP Linux Workstation with the HP version of Linux ,it is optimized for Linux . It is more stable than common compatible PC.
As designers , we just create CWLM(Customer WLM) for our own chips. WLMs are created by Library vendors. When using CWLM/WLM , we are supposed to use the methdology of Link-to-Layout, so we can use PrimeTime with the SPEF from StarRC ( this one is accurate) or P&R tools . In VDSM, we are apt to...
Firstly, after synthesized in Synopsys, you need to inspect the structure of the gated clock tree. Then in SE or Apollo, you set proper clock tree generation constrants according to the structure. The insertion delay has to be got in several iterations.
Wish you luck
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
