Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Strictly speaking, it is not a fronted design. We just arbitrarily created this verification method as fronted.
I heard from my professor that someone at Samsung Electronics department uses primetime tool in frontend design, so I left a question to investigate this further. I don't know how...
Hi
My question is that Why use the Primetime in frontend design?
input file : gate-level netlists (.v), standard delay format (.sdf), synopsys design constraints (.sdc), synopsys database (.db), not use parastic exchange format (.spef) file from starRC
I heard that company (ex. samsung) use...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
