Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I have 2 simillar DRC Errors in Proteus Ares for two capacitors in my PCB the Error is
Violation type : "Pad-Pad"
Layer: Top
Actual Clearance: 9.56th
spec'd Clearance: 20th
Design Rule: Default
What is the meaning of this error and how it can be solved ?
Thanks in advance
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
