Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
code lut for fpga
Hi
I need help in devloping vhdl code for a up/down counter using LUT in virtex fpga..Using the Luts avaialble in a CLB i need to develop structural code such that it acts like a up/down counter...i have been able to construct an up counter but am unable to find a solution...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
