Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Mister_hass

  1. M

    Max Overdrive Supply Voltage in SoC 5nmFinFet

    I found an article where in fact Overclockers can overdrive a 7nm AMD Ryzen 9 series CPU to 1.2V. This obtained in binning parts that can withstand that high voltage https://wccftech.com/amd-ryzen-9-3950x-16-core-pre-binned-cpus-available-silicon-lottery/ www.siliconlottery.com is specialist of...
  2. M

    Max Overdrive Supply Voltage in SoC 5nmFinFet

    Dear community, Core devices in TSMC 5nm FinFet are rated for nominal supply voltage Vdd of 0.8V. For consumer applications lifetime/reliability matters, I believe they can be safely over-driven to 1V Vdd. I heard this morning that 5nmFF CPUs and GPUs can be over-driven to 1.25V Vdd for the...
  3. M

    Jitter Margin in CPU Timing Closure, up to 80ps, too much? Unrealistic? Unecessary wa

    Thanks for the reply, I agree with your statements, PLLs are less than 1ps jitter, then why pick such an overkill 80ps margin for Jitter in closing timings at CPU design? Is 80ps margin still up to date? that's another question. Inputs I got from some SOC design colleagues seem to confirm Thanks
  4. M

    Jitter Margin in CPU Timing Closure, up to 80ps, too much? Unrealistic? Unecessary wa

    Hi all, Jitter used to be a topic of high importance in CPUs in the 90ies and 2000, then it became silenced for the last 10 years. Today's 2.5GHz PLLs jitter is less than 1ps-RMS correspondiing to 15 sigma of 15ps. Surprisingly people still close timings in CPU design using up to 80ps margin...
  5. M

    RF power amplifier, Class AB

    Fair enough. Thank you. Then the question why not go back to class AB, which is very linear, lose probably 10% efficiency in constant envelope, but then gain back more than 90% (double talk time) with high speed high performance ET, the price to pay for such high performance ET being the ripple
  6. M

    RF power amplifier, Class AB

    Thank you very much for your replies, and sorry as a newby I did not comply with thread rules. I understand in constant envelopes, class E is a better choice for efficiency though linearity is somehow sacrificed (compared to Class A and closely to B). Why class E is always used as single ended...
  7. M

    RF power amplifier, Class AB

    Hi all, I am not an RF engineer though I am starting to look at Envelope Trackers (ET)for RF Power Amplifiers as analog designer. I am wondering why class AB is not used in handsets RF PA, especially in multi-band LTE and 5G. Class E apparently still dominate. Class AB has higher efficiency...
See more

Part and Inventory Search

Back
Top