Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Oregano 8051 ip core test on fpga
has anybody here worked with the oregano systems 8051 ip core. I need help testing the parameterized number of timers on fpga. the lines from the user guide document are here:
"In the VHDL source file mc8051_p.vhd the constant C_IMPL_N_TMR can take
values from...
how will we write a code for the oregano 8051 ip core after increasing the parameterizable number of timer/counters and serial interface units? Does reg51.h file still work for the modifired oregano ip core?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
