Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by minxin_zhou

  1. M

    Need tutorials/guides for Analog Design

    Re: S.O.S Analog Design Books from Razavi and P.R Gray can help you.
  2. M

    What is Differential Non-Linearity in ADC?

    Re: What is DNL in ADC? (maximum step size - ideal step size)/ideal step size
  3. M

    How to look for zero point and dominant ploe in AC analysis?

    Re: How to look for zero point and dominant ploe in AC analy .pz simulation will help.
  4. M

    [Question]How to tranfer LEdit's tech file to dracula format

    Re: [Question]How to tranfer LEdit's tech file to dracula fo I am also interested in this question. Can anybody give a tech example file used in Ledit environment?
  5. M

    How to layout "bulk" in CMOS ???

    In standard IC process, connect the bulk of PMOS to VDD and the bulk of NMOS to VSS.
  6. M

    Analog IC Interview Questions

    Basic questions about mixer principle and amplifier. 1) mixer 2) fs should be larger than frenquency times 2 3) closed loop amplifier 4) comparator 5)Degeneration or source follower Bipolar amplifier 6)2 staged amplifier 7)Reference? 8) Current Reference 9) differentical input single output...
  7. M

    about switched capacitor circuit design

    It is not necessary to make input common mode input voltage equal to output. However, the design would be simplified if they are same. The input common mode voltage can also been determined using CMFB technique such like the output common mode feedback. Reference:**broken link removed** You can...
  8. M

    KT/C noise of switch in switched capacitor circuits

    I found in some literatures that the KT/C noise induced by switches can also been first orderly cancelled using the CDS technique. I am confused with that conclusion since I think the thermal can not be eliminated. The reference is below: **broken link removed** Please see page NO.12.
  9. M

    Question about Sample and Hold circuit

    Re: Sample and Hold Circuit Which situation may this case happen in? It seems the input signal is shorted to ground.
  10. M

    Explanation of MOS basic concepts

    nmos circuits basics you can read the books about semiconductor physics and devices for detailed infromaiton.
  11. M

    KT/C noise of switch in switched capacitor circuits

    Can anybody tell me why the KT/C noise induced by switches in switched capacitor circuits can be eliminated by differencial configuration? It is well known that the offset and 1/f noise can be eliminated by CDS(corelated double sampling) technique. But why this noise can also be cancelled?

Part and Inventory Search

Back
Top