Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by minhhoa2310

  1. M

    How to increase the voltage of bandgap reference Vin?

    Hello all, Could you tell me how I can increase the voltage of bandgap. Right now, the voltage operation Vin is from 2.2V to 4V. If I wanna increase voltage to 12V, how I do that ? Please show me the way to do it. Thank you so much. In the below, I attached some img about my bandgap
  2. M

    [Moved]: Stampling conflict in sconnect - multiple source nets stamp one target net

    Hello all, Please help me this problem, I don't understand how to solve it. Some pic will be included below. Please show me how to solve it as easily as you know. Thank you so much.
  3. M

    Discrepancies - Property Errors

    I am so sorry, I forgot ! I am using Calibre - LVS to check matching between 2 design by Layout and Schematic
  4. M

    Discrepancies - Property Errors

    Hello all, I have a problem Discrepancies - Property errors like the image. Please help me solve this problem. Thank you so much.
  5. M

    Design D Flip Flop by using NMOS PMOS in 130nm technology and connect to PLL

    Thank you so much. I have done this circuit but I don't know how to determine Width and Length of D FF? Now I am doing in 130 nm technology. - - - Updated - - - Sorry about that, I am doing at Analog desgin. This problem is related to Analog, but I look for some information, which only show...
  6. M

    Design D Flip Flop by using NMOS PMOS in 130nm technology and connect to PLL

    Excuse me ! I'm newbie and before I write this post, I surfed everthing related to my problem, but it just related to digital circuit not analog. Anyway, I wanna give you "thank you so much for your comment".
  7. M

    Design D Flip Flop by using NMOS PMOS in 130nm technology and connect to PLL

    Sorry, I'm newbie. I have 3 problems that can not be solve more than 1 week. I need solve as soon as possible. Firstly, please help me draw schematic in Cadence about D Flip Flop using NMOS and PMOS or something like these. Secondly, please help me draw schematic 8-bit register with that...

Part and Inventory Search

Back
Top