Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
[addressed to Mr Fvm]
Your comment is very rich. So thanks for that. You focus essentially on the hardware aspect (Init for you will be the POR aspect and the optional GSR aspect. And like “Lucbra” also mentioned it is added by the simulator/synthetiser by itself [be it XST / or Altera quartus...
Thank you very much for your replies Permute and Lucbra.
so what should I do now? I get rid of all my initialisations now (even though most symulators/synthetisers will take them. I liked your story Permute [I'm a bit familiar]. You have a code with initialisation. works with XST. doesn't work...
yes extremely useful. thanks for the reply permute.
the lines I 'm interested are :
Simulators should accept initializations correctly. Synthesizers might ignore them (on signals), or give a warning/error.
Simulators. Accept. I'm OK with this (though I don't have a simulator to check myself...
Hi
I come from « normal » programming world and I am very pertubated by INITIALISATION procedures in VHDL code.
I have difficulty with of course the most basics : 8 bit counter…
But if we generalise, the problem goes like this ….
[this is the « correct » VHDL code. Well « correct »...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
