Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: reduce the noise
I have readed some papers about this issue, but most of them are concentrated on high frequency circuit, i.e., RF circuit. When it comes to low frequency, I kown to optimize the noise by PMOS input stage, large-gm input FETs, and small-gm load FETs. But what i eager to...
hello every one, i need to design a low noise LDO linear regulator whose noise is lower than 20µVrms(10~100KHz). i have adopted a low-pass filter to filter the noise of bandgap voltage, and i eager to know how to reduce the amplifier noise. how shoule i do and especially, what structure can i...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
