Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mehrdadfeller

  1. M

    ASICs tutorial using IBM PDKs

    I want to ask if anyone here knows of any comprehensive tutorial that goes through the tape-out steps one by one using IBM PDKs? For example, a tutorial that shows how to make a chip containing a few devices but goes through all of the steps one by one? Mehrdad
  2. M

    Error running Assura for DRC check

    assura error running I get the following error when I try to run DRC check in the Virtuoso Layout Editor window in cadence IC6.1. *Error* eval: undefined function - vuiDRCRun <<< Stack Trace >>> (... in ibmPdkRunAssuraDRC ...) ibmPdkRunAssuraDRC() Does anyone know how to resolve this? Why am...
  3. M

    why do we need to follow the Design rules during IC fab?

    what ic do i need The design rules guarantee that the non-idealities and imperfections during fabrication ( that usually come from imperfections in material, control steps and photo lithography limitations) do not affect the functionality of you circuit If design rules are violated the odds...
  4. M

    Assura can not be started

    *error* eval: undefined function - vuidrcrun I am having exactly the same problem. Please also let me if you could find a solution.
  5. M

    Convert GL1 to GDSII in Cadence?

    gl1 gds Does anyone here know how to convert a GL1 layout file to GDSII in Cadence? I am using IC 6.1 Thanks, Mehrdad
  6. M

    What's the IC designer's future? Always designing or other?

    Re: What's the IC designer's future? Always designing or oth Future chips will consume minimal energy are extremely fast, more challenging to design and more sophisticated eda tools will be required. happens in about a decade....!
  7. M

    supply voltage variation

    voltage variation main supply What is your design size? You can convert your design after synthesis to HSPICE netlist automatically using Cadence IC6.1. Once you get the netlist, simply change the VDD and simulate it. If your design has more than 10,000 transistors, the HSPICE can take a long...
  8. M

    what is latest research on Digital Electronics (ASIC)?

    latest researches in electronics People are still doing some research on DAC (digital to analoge converters) but 3D chip design / biomedical circuit design and bio sensors are hot topics these days.
  9. M

    Names of layers in IBM PDK 9FLP M1 gd, vd, os, ls, pn, ll...

    ibm pdk I am a newbie in ASIC design and I do not have much experience in working with design kits. I am currently trying to tape out a chip but working with the tools are having me a hard time. So as a simple exercise I decided to make a chip with single inverter and go through all the steps...

Part and Inventory Search

Back
Top