Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
when we decide to select over drive voltage according to some reference we must choose it's minimum value around 0.15-0.2 (strong inversion)for critical condition.but others don't attention to this subject and so select the transistors over drive voltage to operate only in inversion(moderate...
requirments for design of Pipelined adc
Hi ,I’m designing a 14bit 100MS/s Pipelined ADC (1.8v 0.18um CMOS) and need to an OTA(for front end T/H and MDAC of first stage) with this minimum requirements DC gain:96dB and Fugbw:662MHz with CL=10pf(CS =6.6pf)my main question is that how much...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
