Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mediative

  1. M

    help for Cadence® Encounter User Guide!

    does there any document about encounter Error Messages? Added after 15 seconds: does there any document about encounter Error Messages??
  2. M

    help for Cadence® Encounter User Guide!

    mediative@gmail.com thank you very much Added after 1 minutes: mediative@gmail.com
  3. M

    help for Cadence® Encounter User Guide!

    Need the pdf document for my design and some other useful document thank you !
  4. M

    Why I can not do timing analyzing? please help me

    I have updated my .SDC file and .v file,and now the warning does not exit, but when I do the in place optimization, a prompt warning in error application window as this: Timing graph must be built before running "isTimingMet" so I can not use IPO to fix setup time violation correctly. how can I...
  5. M

    help for Power Analysis

    1) I have checked the io timing library, and found the power information in the .lib files. 2) I use the Power Analysis Statistical Mode to run power analysis for the power or ground nets using the post-CTS clock option with pad location file&net toggle probability file. I found there were...
  6. M

    help for Power Analysis

    how to get power anaylsis with io pads after doing the power analysis , I get the report file. but the power is so small, I can't believe it . so I check my IO timing libray, I found that the timing is not defined for cell corner、power and ground. Is this the crucial reason...
  7. M

    WARN: Empty timing graph!!!

    In Soc Encounter p&r, I often encounter this warning: WARN: Empty timing graph!!! Can you tell me some reasons for generating the warnning
  8. M

    Why I can not do timing analyzing? please help me

    When I do timing analyzing by SOC Encounter, the terminal prompt me : Timing graph must be built before running "reportSlacks" and erenow when I build time graphy, the terminal give me the following warning: Reading timing constraint file '../design/top.sdc' ... **WARN[line 20]: Skipped invalid...
  9. M

    Some advices or examples about fork...join!

    Groups statements into a parallel block, so that they are executed concurrently. Syntax fork [ : Label [Declarations...]] Statements... join Declaration = {either} Register Parameter Event. Rules A fork-join block must contain at least one tatement. Statements in a fork-join block are executed...
  10. M

    Mp3 Player problem (mp-fub26)

    mp-fub26 How about fix the problem it in other operation system like win2k,win98 etc. If you have any forther question ,how about ask the company engineer for help.
  11. M

    enc0unter clock tree synthesis

    check if the net clk_pad/Y is present in your design brower??
  12. M

    Any Good Place and Route book or link

    there are some useful books or links in this board.you can search it.
  13. M

    how to specify a specific bufffer for the clock tree?

    reference your technical library document about the buffer ,you can see the buffer cell name.
  14. M

    How to write a script for STA to run Primetime?

    script for STA I think the primetime workshop lab is good .but first we should know about the STA flow

Part and Inventory Search

Back
Top