Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, it is for exercise..... I've already done paper work but that is not helping much :( I'm posting my code you can check and tell me what is wrong with that ....here is my code .....I'm testing my filter by sine wave....but Matlab filter command gives me different result and my filter gives...
Hi All,
I need some help in verilog .... as I'm new to verilog and I'm supposed to design low pass filter (order 5) ....in my case data_in is 8 bit and I want 8' bit output...... for this I want some saturation and rounding off .....it is not working properly can anyone explain this concept to...
I need help in writting test bench for low pass filters in verilog.....can anybody help me......or can you suggest me some textbook to get help on how to write test benches :(............... also can any body help me in finding solution for bits saturation and rounding off????.........
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
