Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hspice simulation time
Hi:
We all know that the time Hpsice take to simulate ur circuit is dependent on the number of nodes in it. Can anyone give some details about this dependency? say, is time quadratically dependent on the #nodes,etc.
This information would be of a lot help when making...
hello:
I got a strange problem with my layout when using calibre to do LVS.
I just drew a 4 times big inverter and compared it with spice netlist.
while the 4x inverter in the netlist is instantiated from a min-sized inverter like the following:
.param W=0.15u
.subckt inv in out vdd vss...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
