Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
We are going to fabricate a high frequency oscillator (some GHz). There is an option between two foundries: TSMC and UMC.
I want a comparison between these two foundries in terms of
- precision of RF Modeling,
- design and modeling of inductor and varactor,
- quality of inductor and...
Re: DIBL
Drain induced barrier lowering or DIBL is a secondary effect in MOSFETs referring originally to a reduction of threshold voltage of the transistor at higher drain voltages. [wikipedia]
karetim! a.a
Re: GIDL
GIDL currents arises in the high electric field under the gate/drain overlap region. GIDL occurs at a low Vg and high Vd bias and generates carriers into the substrate and drain from surface traps or badn-to-band tunneling,
(taken from: Kaushik Roy :"Low Power CMOS VLSI Circuit Design")
inverter logic gate transistor
Hi. Output resistance depend to the desired output resistance which typically is low. base resistor should be low enough to completely switch transistor. it must be lower than (Vcc/Rout/Beta) (for example 2 times lower than).
Hi.
How can I assign an IP to a MCU and connect it via the Ethernet to a PC (RJ45 socket) for Transmitting and receiving data?
Is there any simple IC to do this?
Thanks.
Hi.
How can I assign an IP to a MCU and connect it via the Ethernet to a PC (RJ45 socket) for Transmitting and receiving data?
Is there any simple IC to do this?
Thanks.
Re: Framing and Synchronization in wireless Receiver/Transmi
Maybe I couldn't convey my meaning correctly. I want to know how can I send and receive data in 32-bit packet while I have simple ASK transceiver. I need a standard framing to interleave my data into.
Re: Framing and Synchronization in wireless Receiver/Transmi
OK.
But I want to use standard pattern that provided by theorem, because it should be optimized. Now I use this pattern: "01010100 + (32-bit Data)" but I haven't any theoretical idea about this. Also I will use Hamming Coding for...
Re: NAND VS AND
When designing Gates, it's not possible to design AND and OR gate direcly. But you can design NAND and NOR simply and convert them via NOT gate.
"Don't Forget To Help"
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
