Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by martinthorn

  1. M

    Chip Resistors - Operate up to 7GHz

    Search for WAMT style resistors. They can be used up to about 20GHz. Martin
  2. M

    Ideal low pass Filter with linear phase and with square S21

    Re: Ideal low pass Filter Almost yes, but it's a bit of a cheat. Go to the 'Filters-Bandpass' palette and select a SAW filter. This is of the high-loss linear phase type.. but ADS lets you set the loss to whatever you like. Set the passband such that the lower edge of the filter is at 0Hz or...
  3. M

    RF power loss in PCB design

    fr4 skin depth losses Yes, it's in the calculated results window on the right hand side "A_dB".
  4. M

    PLL with very high division ratio,spur problem

    high division You'd be surprised.. best phase noise and spurious is often achieved using phase detector outputs into a low noise op-amp (eg. OP37, THS4031, AD829, AD797 etc). This can be for a few reasons, but amongst them are avoiding things like CP mismatch (this can be a big contributor...
  5. M

    RF power loss in PCB design

    rf pcb trace to rf pin Not easily because loss in FR4 microstrip depends upon : - dielectric loss (tan delta) - conductivity loss (loss due to conductivity of copper) - radiation losses - skin depth Since the conductivity loss is significant and depends on the width of the line which...
  6. M

    PLL with very high division ratio,spur problem

    suppressing fractional n spurs Yes, using a fractional PLL you can easily get 125kHz steps from 8.75MHz. In fact the higher the Fcomp the better as fractional spurious can be a potential problem at output frequencies that are close to multiples of Fcomp (and can be a problem elsewhere too ...
  7. M

    how to design RF 3dB 90 degree coupler using ferrite core?

    90degree coupler You could try the following US patent : 3514722 US Patent search : https://patft.uspto.gov/netahtml/PTO/srchnum.htm US Patent to PDF : https://www.pat2pdf.org/ Describes a transformer based wideband quadrature coupler. Note I haven't tried building this circuit myself.. Good...
  8. M

    Modulation problems on GSM phone

    Xinxin, 400kHz spec : At power levels below about +30dBm , the spec limit to use is -36dBm (the CMU200 knows this and adjusts the limit automatically, I am not sure the Agilent does this) 600kHz spec : the spec limit is 60dBc Measurement Setup (from spec) : "zero frequency scan, filter...
  9. M

    Modulation problems on GSM phone

    pcl gsm dcs Check the DCS modulation spectrum spec carefully, at low power levels the 'dBc' spec may no longer be necessary : only the 'dBm' specification is applicable. If performance is still outside specification then one possibility could be power control loop gain at low power levels. If...
  10. M

    Will integer PLL work for WCDMA?

    Re: PLL for WCDMA Yes it is. I have designed integer-n PLLs for GSM handsets with 25kHz loop bandwidth with a 400khz reference. This was sufficient to meet class 6/10 GPRS settling time requirements. Typical settling time was <200us. Fractional-N is not necessary for GSM.
  11. M

    Will integer PLL work for WCDMA?

    Re: PLL for WCDMA Yes. For example Nokia WCDMA phones on the market use 2 integer-N PLLs. One for RX and one for TX frequencies. Siemens and Nokia (perhaps others) run the GSM PLL at twice the wanted frequency. This allows easy generation of quadrature signals for the IQ modulators...
  12. M

    Which RF simulator is Better ! ! !

    My preference is @DS because it can do so much IF you have deep enough pockets to pay for the licences ! - System level simulations can be done - All sorts of time/frequency RF sims can be done - DSP/digital simulations can be linked to RF simulations (can the others do this ?) if you have...
  13. M

    how to measure a signal that bursts packets for 0.64ms

    One possible way to measure a signal spectrum is as follows : i) Set analyser RBW to required value (100kHz) ii) Trigger analyser from Vcc line as you suggested iii) Set analyser to zero-span (time on the x-axis) iv) Set analyser frequency at desired PSD offset : in specification mentioned this...
  14. M

    how to make the phase error lower?

    So an Infineon RFIC and an RFMD PA.. Ok, a few other possibilities : i) Output of the IQ modulator may not 'like' the input inpedence of the PA : try an attenuator and/or buffer between them to see what happens.. ii) Check layout for RF tracks close to supplies/control lines/reference clock...
  15. M

    What is the advantage of film capacitor?

    Re: Film capacitor Good response to current transients (during rapid charge/discharge cycles when PLL is locking). Compare PLL settling times if a X7R capacitor is used in a loop filter : slower settling than with film.. Capacitance vs. Temperature change is small like C0G. Piezo-electric...

Part and Inventory Search

Back
Top