Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can you do all the thing of a new design?
Fab test lab debug and volume production quality tracing and customer's application support and so on
The circuit design and layout is not the only two thing for a successful chip.
hi skjian
You can try the three methods.
1. Forward biasing the souce to bulk voltage of the power PMOS, for example, use Schotty diode.
2. Use a low threshold voltage power PMOS.
3.Check the minimum output voltage of the buffer stage before the power PMOS, if the buffer can output lower...
thanks
56/ ZERO-ESR caps may do more harm than good.
I didn't find anything on google. There are lots of low esr caps.
Where can I get a zero esr cap?
For LDO,you can find out they always need the cap have some ESR to avoid oscillation.
If the purpose of the 400p cap is for low noise and no ripple, there would be a resistor in series with the cap.So, why the op amp need drive the cap directly?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.