Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello everyone!
I am confused with the if then else sequential statements in VHDL.
Ex.1 In the construction below
if (condition1) then
statements1
else
statements2
end if;
are the statements under else(statements2) are executed regardless whether condition1 is TRUE or...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
