Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for the information! Do you know maybe what "empty" transistor model can I use from breakout so I can simulate the lvl 54 transistors correctly?
Hello! I designed a hybrid circuit consisting of MOSFET and Single Electron Transistors. For this, I used the model BSIM4.8.0. 65nm. I want to use a "smaller" transistor. So, I found one... At least, a hypothetical one... The PTM 45nm. The problem is... In the parameters i find: Level=54. So, I...
Hello! I am new to PSpice. I want to simulate a circuit in PSpice but the model I have in my disposal, is a Verilog-A file. How can I make a model in Cadence from this file? Or... Can I import this file into my PSpice netlist somehow? Thank you!
Oh it's ok. I fixed it. It turns out the extention I was using (SECS simulator) for PSpice, needed Matlab for the simulation. Is there a chance to explain to me why the nodes are so important? I thought the nodes were where 3 or more wires meet. But I see that sometimes the simulator needs a...
Hello guys! I have a problem. I am using PSpice to simulate single electron transistors. I have the single electron library and all that. I made a circuit that has junctions. The junctions have resistance and capacity. My simulation doesn't recognize resistance as a parameter, only the capacity...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
