Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi kumar,
Some doubts regarding ECO implementation.
When we are implementing any ECO's in our layout i.e buffer insertion,upsizing etc..,it is not showing any kind of mismatches in LVS.
how the schematic netlist is getting updated?
As we don't do any kind of modification to the original...
For yield performance ,they could have set only density fix in the rule set.
Why there is a requirement to set min and max density separately?
Thanks
Manoj
Hi,
I am currently working as a physical verification engineer.
I have sound knowledge in fixing all kind of DRC and fixing density too.
But,in density itself why max density and min density is there?
Density usually refers to min density,but why max density needed to be fixed?
What will be...
Hi Kumar,
Thank you so much for nice explanation.i am clear upto this.
Some more doubts are there.
1)We are giving .gds file as one of the input to calibre,which is a binary file.
Then, how a binary file is getting compared with a spice netlist?
For comparision ,there should be 2 files...
Hi kumar,
Local area is our working area.
Central area is the place ,where the original database is kept.
Now i am clear about gds concept.
As per my knowledge,when we want to make some modification in the original cell,we copy the cell to our local work area ,do modifications.
During this...
Hi kumar,
thanks for such valuable information's.
But ,i have some doubts......
Please guide me.
1)From the above explanation,do u mean to say ,while we are copying the gds from central database to our local database for modification,the verilog netlist of
schematic for the same gds is...
Hi ,
I am working on ICC for Layout verification and using Calibre for LVS check.
As per my knowledge,in LVS ,2 netlists are getting compared.
But ,in Synopsis ICC ,it is not the exact,what i know.
There is no role of schematic netlist over here.
Then, how it works?
From some of my seniors ,i...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
