Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
But rf circuit design demands larger devices it's only for some transistors that you need minimum L for eg like feedback transistors but rest of the transistors like current sources etc requires devices with larger L
hello I am working on LNA design using TSMC 90nm CMOS process. the minimum L can be taken as 0.1 um but what is the maximum value of L that can be taken for CMOS. for eg, can i use the same model for L of 0.175 um or 0.3 um ???
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
