Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
pre-layout simulation
Pre-layout simulation is the one you use to check if your gate-level netlist (right after Synthesis) is functionally correct.but the post layout simulation "no longer in use" was to check that the gate-level netlist is still functionally equivalent the pre-layout one...
tcl help
i think TCL is as any scripting language where you can learn from a tutorial ..it is easy to learn hard to master :)
check that link, it is a great tutorial:
https://www.bin-co.com/tcl/tutorial/
a flip flop "say master salve one " consist of two latches ....one positive transparent and the other is negative transparent "when clock is zero" ...so i think when the technology is the same ...a latch is faster
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
