Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mahendra

  1. M

    need help for getting job in VLSI(Bangalore)

    simatrix technologies +btm layout hi there is one institute i know...which is doing well... its Simatrix System technologies... they offer course and placement for students at very nominal price.... they teach VLSI both Digital and Analog design.... u can give a try... my friend got placed...
  2. M

    What r the considerations for placing MATCHED BJT ARRAY ????

    Re: What r the considerations for placing MATCHED BJT ARRAY NOT abt the matching of BJTs. The placement of the BJT matched array w.r.t other devices ,axes...etc. Any way Thnx for Ur reply Sunny. Regards Mahendra
  3. M

    What r the considerations for placing MATCHED BJT ARRAY ????

    matched bjt Hi all. What are the considerations for the placement of BJT array in BGR integration???
  4. M

    drc violation: contacts must be covered in Met1

    drc violation definition Make sure tht contacts are covered with respective layers. For example Via 1must be covered with both Metal 1(down layer) and Metal 2 (upper layer). Regards Mahendra
  5. M

    Please Have a Look.. Layout Questions..

    1.. When drawing the layout of a MOS, is it a good idea to put M1-M2 (matel1-metal2) and M2-M3.. contacts directly on the drain/source area of the transistor, just beside the gate? Or is it better to extend the M1 outside of the MOS and put all the contacts on the extension? Depends on the...
  6. M

    How to deal with layout of a chip that has both digital and analog circuits?

    Re: layout question HI The digital and analog blocks can be separated by TRENCH(TRIPLE WELL ISOLATION,DEEP N-WELL Etc),If ur process permits. If ur process not permits any of the above,U can use N-WELL RING with more than 4 times the minimum width followed by P-type Guard ring. The digital...
  7. M

    Looking for materials about layout techniques

    Re: layout techniques ? ART OF ANALOG LAYOUTS is the best book to follow. But start with JACOB BEKAR to understand fundamentals. All the best. regards Mahendra
  8. M

    References about MOS operation in device physics

    Re: MOS device physics HI Try this.I hope this would fullfill ur requirement.If not bring out to the discussion. Regards Mahendra
  9. M

    Any new Matching techniques???????

    Hi all I want to match Differential pair with offset <100uV any matching techniques u aware other than Common centroid, plz help me.Thanx in advance. Regards Mahendra
  10. M

    some examples for practical LATCH UP?????

    Thts good. Thanx a lot.I could get some conclusions. Regards Mahendra
  11. M

    Need value for Lambda

    Lambda is nothing but the twice the channel length. So 2lambda=.25 lamda=.125 LAMBDA IS NOT THE OPTIMAL SOLUTION.IT IS USED FOR DESIGN REUSE. Taking values more than .125 is prefferable. Among .1 .125 .15 I would prefer .15 and more. Regards Mahendra
  12. M

    some examples for practical LATCH UP?????

    HI Thanx for the reply. if low frequency circuit then how it reacts for the latch-up??? Let us discuss with one example,Low frequency OP-AMP.ALL SUBSTRATE CONTACTS ARE CONNECTED TO THE POWER RAILS. What r causes of latch-up in this case??
  13. M

    Explanation of mismatch and dummy devices

    Re: I have some doubts Mismatch is a time independent random variation in identically designed elements. It can occur due to process,electrical parameters. Gradients between the two identically designed devices can be eliminated by arranging the devices in common centroid or interdigitiged...
  14. M

    how will you place 10 pnp transistors?

    The main points when BJTs matched: 1.Aspect ratio 2.Gradient cancellation Gradient cancellation my be done with normal centroid based arrangement.But still u have options. 1.AABAA AACAA The above configuration saves the area BUT by increasing mismatch. ASPECT RATIO: 5:2 =2.5:1...
  15. M

    some examples for practical LATCH UP?????

    Hi all I want to find practical situations of latch up when an IC powered with clean power supply.Plz help in this regard.Thnx in advance.

Part and Inventory Search

Back
Top