Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Please tell me how to calculate setup and hold time for TSPC based DFF
Specifications are,
Time Period ( T ) = 500 ps
Delay : < 250ps(*50% of T)
I/P rise time / fall time : 50ps(10% of T)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
