Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
what's the meaning of the "f"and"r" in the timing report?
when i get the sta timing report ,how can i understand the meaning of the "f" and"r" in the report?
it will remove the unused logic, for i used the formality compare the rtl and netlist
,i find ,the implement have lesser logic,the rest have been optimized!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
