Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello ,
I have a problem , I try to write vhdl code and i need a delay , it means that i have to
set the signal to '0' , wait some time and then change the state to '1' . And I dont know how to make that delay. I tried to use wait statement but it doesn't work(The compiler says that...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.