Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ,
I am a relatively new , to the ASIC flow . I am looking to understand , Clock Tree Synthesis . I know why it is done theoretically , but i have a few specific queries , kindly help me understand the same ->
1. if we have clock with say a latency { max - min insertion delay } = 250ps...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
