Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
noise analysis + sar adc
Everybody knows that a SAR ADC contains a DAC and a comparator.
If the comparator is required to be high speed, then it may be auto zeroed comparator
consists of several cascaed pre amplifiers and a latch.
my question is :
How the noise of the...
Dear all:
I have used auto-zero method to null out the comparator’s offset(first store the offset voltage on a capacitor, then subtract it from the signal), the problem is
when I design my comparator, do I need to use large transistors (big L,big W)to decrease the offset even more?
If...
OP DC gain and AC Gain
In fact, the DC gain of the op may be wrote as:
A(vi)=A0-a*vi-b*vi^2.......
A0 is the DC gain when vi=0
the ac gain of the op is
a(vi)=A0-2a*vi-2b*vi^2
So you can see the DC gain and the low frequency ac gain only equals
when vi=0 and the ac gain may be smaller...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.